

# Progress toward a 30 nm silicon metal–oxide–semiconductor gate technology

D. M. Tennant<sup>a)</sup>

*Bell Laboratories, Lucent Technologies, Holmdel, New Jersey 07733*

G. L. Timp, L. E. Ocola, M. Green, T. Sorsch, A. Kornblit, F. Klemens, R. Kleiman,  
and Y. Kim

*Bell Laboratories, Lucent Technologies, Murray Hill, New Jersey 07974*

W. Timp

*University of Illinois, Champaign–Urbana, Illinois*

(Received 16 June 1999; accepted 17 September 1999)

We report on progress toward scaling both *N*-metal–oxide–semiconductor (MOS) and *P*-metal–oxide–semiconductor MOS transistors to a gate length of 30 nm. We describe lithography and pattern transfer results that are suitable to meet this goal. Scanning capacitance microscopy is used to determine the effective channel lengths and source drain junction depths on cross-sectioned devices to optimize the fabrication process. We present interim electrical results obtained for high performance, down to  $L_g = 57$  nm, *N*-MOS and *P*-MOS transistors made using this process. We have also used a device simulation program to predict subthreshold current for *N*-MOS transistors with gate lengths from 40 to 26 nm. The simulation provides insights into the effects of critical dimension control and edge roughness on leakage current, and has implications for extending large scale integration of MOS technology beyond 50 nm. © 1999 American Vacuum Society. [S0734-211X(99)15506-9]

## I. INTRODUCTION

Reduction of the gate dielectric thickness, gate length, and area of transistors is being pursued to improve performance and circuit density. The key element in the continued progress in the performance of silicon metal–oxide–semiconductor (MOS) transistors is concentrated in the region between the source and drain and involves the formation and definition of the gate stack. Extremely high performance sub-100 nm transistors require both ultrathin gate dielectrics (<2 nm) and ultrashallow junctions (<50 nm), both to achieve a high saturation current with a low power supply voltage and to control short channel effects. While the most stringent requirements for high performance, sub-100 nm, complementary MOS (CMOS) technology are dictated by the *P*-MOS transistor due to boron diffusion through the gate dielectric and transient enhanced diffusion in the contacts, both *N*-MOS and *P*-MOS require similar extremes in gate level lithography and etch selectivity. Many process parameters must be varied to explore nonideal properties and the practical limits of each technology. To speed the convergence of this process, we employ a transistor test structure, requiring only one level of lithography, which is performed by direct write e-beam lithography. After completion, these devices are directly probed electrically and, along with other structures designed for cross-sectional preparation, analyzed by scanning capacitance microscopy (SCM) and transmission electron microscopy (TEM) to provide data on physical and electrical channel dimensions.

We report here on progress toward scaling a gate technol-

ogy to 30 nm gate lengths.<sup>1</sup> We discuss recent lithographic and pattern transfer related results from this scaled silicon transistor initiative and include both *n*- and *p*- channel transistors. We have targeted 30 nm physical gate devices since even optimal source–drain implantation conditions give rise to electrical channels that are smaller than the physical gate. Therefore, as our SCM data and modeling below will show, 30 nm represents the size biasing required to produce practical transistors. We report first on materials and processes used in fabrication, then on electrical characterization of recent transistors, and, finally, on simulation results based on these measurements which help predict the utility of large scale integration of such transistors.

## II. FABRICATION

The epitaxial growth and subsequent cleaning steps prior to growth of the gate oxide are required to maintain the atomic force microscopy (AFM) measured root mean square (rms) roughness of 0.06 nm or less to preserve the quality of the Si/SiO<sub>2</sub> interface.<sup>2</sup> The gate stack has been scaled for this work and consists of 80 nm of tetraethoxysilane (TEOS) hard mask over 80 nm of WSi<sub>x</sub> on 50 nm of polycrystalline silicon on gate oxides ranging in thickness from 0.55 to 2.0 nm thick on epitaxial (100) silicon substrates. Prior to gate oxide growth, the substrates used for the *P*-MOS transistors were implanted with  $3 \times 10^{12} \text{ cm}^{-2}$  and  $1.5 \times 10^{12} \text{ cm}^{-2}$  As at 7 and 50 keV and  $8 \times 10^{12}$  and  $1.4 \times 10^{13} \text{ cm}^{-2}$  P at 80 and 200 keV while the *N*-MOS substrates received  $1.4 \times 10^{13}$  and  $2 \times 10^{13} \text{ cm}^{-2}$  B at 7 and 30 keV. The gate oxide was grown at 1000 °C by rapid thermal oxidation (RTO) in pure oxygen. The 40–50 nm layer of amorphous silicon is

<sup>a)</sup>Electronic mail: dmt@bell-labs.com

deposited by chemical vapor deposition (CVD) at 510 °C using silane and is *in situ* doped with phosphorus using  $\text{PH}_3$ . The as-deposited film is amorphous but is annealed to form polycrystalline material. The 80 nm  $\text{WSi}_x$  ( $x \sim 2.7$ ) is dc magnetron sputter deposited from a single target. The final layer of the gate stack is the 100 nm hard mask, which is a conformal, low temperature, low pressure CVD (LPCVD) oxide deposited using a TEOS decomposition process. Following the polysilicon deposition, the gate stack was implanted with  $4 \times 10^{15} \text{ cm}^{-2}$  boron at 8 keV for *P*-MOS and 40 keV As at  $4 \times 10^{15}$  for the *N*-MOS.

The wafers are subsequently patterned using only a single level of electron beam lithography to define the gate, source, and drain contacts simultaneously, where the gate electrode ( $325 \mu\text{m} \times 325 \mu\text{m}$ ) entirely surrounds both the source and drain contacts (both  $25 \mu\text{m} \times 25 \mu\text{m}$ ) in a ring geometry. Isolation is provided by the long channel and high threshold associated with the parasitic portions of the transistor. The pattern is subsequently transferred using reactive ion etching (RIE) which stops on the gate oxide.

The TEOS hard mask is etched in  $\text{CHF}_3/\text{SiF}_6$  (65:3) and overetched in  $\text{CHF}_3/\text{CF}_4/\text{Ar}$  (30:4:60). The etch into the hard mask is performed in an Applied Materials AMI 5000 magnetically enhanced RIE system. The main etch end point detection is determined using an optical emission type signal. Following the hard mask etch, the resist is removed.

The remaining gate stack RIE is performed in a LAM Research TCP 9400SE transformer coupled etcher. The tungsten silicide is etched using  $\text{Cl}_2$  in a 20%  $\text{He}/\text{O}_2$  background. The gate structure is completed by transferring the pattern into polycrystalline silicon using a  $\text{HBr}/\text{He}/\text{O}_2$  mixture (100:208:2) in order to stop on the ultrathin gate oxide with very high selectivity. Optical emission end point detection is again used to determine a consistent stopping point. The conditions for the etch are similar to those previously reported, but the main polysilicon etch step has been eliminated. The overetch step alone is sufficient due to the thinner polysilicon and the on-average thinner gate oxides used in this device design.

After RIE defines the MOS field effect transistor (MOSFET), ultrashallow source-drain extensions are implanted using 4 keV. As for the *N*-MOS and 0.50 keV B for *P*-MOS with a dose of  $4 \times 10^{14} \text{ cm}^{-2}$ . Ultrashallow junctions with high conductivity are necessary to diminish short channel effects without compromising device performance.<sup>3</sup>

Following the deposition of a 150 nm thick undoped TEOS sidewall and a sidewall etch, a  $3 \times 10^{15} \text{ cm}^{-2}$  dose of B was implanted at 1 keV for *P*-MOS (for *N*-MOS, it was  $3 \times 10^{15} \text{ cm}^{-2}$  at 60 keV) to form the contacts. The implants were activated using rapid thermal annealing (RTA) at 1000 °C for 5 s. We formed either Ti or Co silicide in the contacts to reduce the sheet resistance to 4–8  $\Omega/\text{sq}$ .

We recently reported on promising lithographic results using negative tone resists from the Sumitomo,<sup>4</sup> and here apply these materials to fabricate scaled transistor structures. We have found that NEB 22A from Sumitomo<sup>5</sup> is especially useful since it exhibits high sensitivity (5–15  $\mu\text{C}/\text{cm}^2$  at 50

TABLE I. CD changes per 10% dose change for NEB 22 negative tone e-beam resist under different bake conditions.

Condition	PAB time (min)	PAB temperature (°C)	PEB time	PEB temperature (°C)	$\Delta\text{CD}$ 10% at 75 nm	$\Delta\text{CD}$ 10% at 120 nm
					(in nm)	(in nm)
1	1	110	2 min	105	7.6	7.5
2	4	110	2 min	105	5.5	5.0
3	4	110	20 s	120	6.9	9.1
4	4	110	13 s	140	40	30
5	4	110	5 min	105	6.8	3
6	4	110	5 min	95	6.1	21

keV) and improved resolution over previous resists such as SAL603,<sup>6</sup> good process latitude, and improved etch resistance during RIE of the hard mask (3–4 nm/s, a 50% improvement over SAL603).

To optimize the thermal processing of the NEB 22 resist, the post exposure bake (PEB) time and temperature and post application bake (PAB) time were varied systematically<sup>4</sup> and are tabulated in Table I. From Table I an average sensitivity of the critical dimension (CD) control to process bake conditions can be determined. We find that a PEB temperature sensitivity of 4.8 nm/deg, an especially challenging process control issue. For linewidth effect of the PEB and PAB durations, we find 8 and 17 nm/min, respectively. It is somewhat surprising that the linewidth sensitivity to the PAB time is about twice that of the PEB time.

Table I also shows for various process protocols the effect on linewidth sensitivity to the e-beam dose. The best process at one linewidth may not be best for a smaller linewidth. For convenience 75 and 120 nm lines are chosen to compare. Unfortunately, the more robust process may come at the expense of writing speed. In the example shown in Table I, our nominal process (condition 5) allowed a 75 nm linewidth to be produced at a sensitivity of 12  $\mu\text{C}/\text{cm}^2$  but with a slope of 6.75 nm/10% dose variation, while condition 2 required a dose of 32  $\mu\text{C}/\text{cm}^2$  but exhibited an improved slope of 5.5 nm/10% dose variation, a modest but desirable improvement.

The etch sequence described above to transfer the gate pattern in the gate stack narrows the lithographic features by 10–20 nm. As a result, gate level lithography requires a minimum resist CD of 40–50 nm, which may be met using the NEB 22. As etch fidelity improves, however, 30 nm CD in gate lithography may be required. A candidate resist, which affords further resolution improvement, is Sumitomo NEB 31. Our highest resolution to date in NEB 31 is 28 nm for isolated lines. Figure 1 shows a 32 nm linewidth in a 0.1  $\mu\text{m}$  thick NEB 31 resist. These are achieved by e-beam direct write in a JEOL JBX6000FS thermal field emission system operating at 50 kV using a Gaussian beam width in the range of 10–15 nm. These smallest features are written as single pass lines. Other attributes such as edge roughness also appear to improve with this higher resolution version of NEB resist.

The minimum linewidth for these resists is found to depend on thickness. As the resist thins from 500 to 120 nm,




FIG. 1. Isolated 32 nm wide lines obtained with NEB 31 chemically amplified resist exposed by e-beam lithography at 50 keV.

the resolution improves from 75 to 36 nm.<sup>4</sup> While thinner resist may be capable of even smaller linewidths, current etch selectivity during the hard mask etch dictates that a minimum resist thickness of 120 nm is necessary.

The lithography is subsequently transferred into the gate stack using the RIE sequence above. To date we have successfully transformed the e-beam written NEB 22 patterns into physical gates lengths of 35 nm. Figure 2 shows a TEM cross section through a 40 nm gate *n*-MOSFET. We observe that the structure is close to vertical and that the etch has sufficient selectivity to stop on a gate oxide here only 1.3 nm thick. Using many wafer splits, we have systematically explored gate stacks with gate dielectric layers of 0.55–2.0 nm. A TEM image of a gate region with a 0.7 nm gate oxide shown in the inset demonstrates the uniformity of the dielectric growth even in these extremely thin layers.

In addition to difficulties associated with achieving the 40–50 nm linewidth in 120–200 nm of resist, we have encountered additional failure mechanisms in these resists. First, we observe that high quality resist profiles often resulted in rough or even serpentine gate patterns after the gate etch. This is illustrated in the left half of Fig. 3 for a 30 nm gate viewed by scanning electron microscopy (SEM) after the hard mask etch step. This distortion was found with in-





FIG. 2. TEM cross sections of a 40 nm MOS device with a thinned gate stack. The inset shows a magnified view of a gate oxide region with a 0.7 nm thick gate oxide.

30 nm Gate



70 nm Gate




FIG. 3. Top down SEM view of 30 and 70 nm gates after the reactive ion etch. The shorter gates have distorted during the etch of the hard mask (left). Longer gates which were postdevelopment baked retain the fidelity of the original resist pattern (right).

creasing frequency as the resist linewidth decreased below 70 nm. We also found that for linewidths of 60–70 nm for which resist layers of 200 nm were used, the effect was mitigated by adding an additional postdevelopment bake step, as shown in the right half of Fig. 3. The thinner resists, which were required to achieve the finer linewidths (e.g., 28–50 nm), however, conspire to produce an additional failure mechanism. We have observed a falling over of these lines both during development and during the postdevelopment bake cycle. This effect is suggestive of a depression of the glass transition temperature measured recently in other polymers<sup>7,8</sup> when thinner layers are used. A remedy to this failure mechanism may lie in working with development at reduced temperatures. That work has been investigated and is reported elsewhere.<sup>9</sup>

As a final gate formation complication, the very smallest gate length structures (~35 nm) have also been observed to distort even when the patterned hard mask is of good quality. This is illustrated in a plan view TEM image, Fig. 4, comparing a  $L_g = 35$  and 160 nm etched gate stack. The wiggles along the small gate appear to be correlated with individual grains of the WSi<sub>2</sub>, perhaps indicating a relaxation process when  $L_g$  approaches the individual grain sizes. The grains in the larger gate appear to be held in place by the matrix of neighboring grains.

### III. SCM ANALYSIS

In scanning capacitance microscopy, an atomic force microscope is used with an electrically conductive probe, which acts as a resonant capacitance sensor. The signal in SCM is a measure of  $dC/dV$  and thus, for an applied ac voltage, the sensor maps the change in capacitance, which is interpreted as changes in the depletion (or accumulation) layer. In an edge cleaved transistor this signal is readily interpreted as changes in the carrier concentration, revealing both the magnitude and the sign of the carrier concentration. SCM, in conjunction with ultrasharp silicon tips, has been used to




FIG. 4. Plan view TEM image of a 35 nm gate length and a 160 nm gate length WSi<sub>1</sub> after RIE. The wiggles in the smaller gate appear to be correlated with the individual grains of WSi<sub>1</sub>. The effect is absent in the larger gate device. (Note that the scale differs for the two images.)

investigate junction profiles in MOSFETs.<sup>10,11</sup> Figure 5 shows a two-dimensional (2D) SCM scan obtained in this manner. Identifying the  $dC/dV=0$  signal as the junction position, the 2D dopant profile directly determines the effective channel length to be 53 nm for a 83 nm gate *n*-MOSFET, which corresponds closely with that predicted by our process simulator, PROPHET. However, the 2D profile of the ultrashallow junctions in the *P*-MOSFETs of Fig. 5 are observed to be about 55 nm deep with a corresponding lateral extension of 35 nm, while the PROPHET simulator predicts a junction  $<30$  nm deep with a comparable lateral extension. The discrepancies suggest an enhanced diffusion of boron which results in an effective channel length of only 20 nm instead of the expected 40 nm in a *P*-MOSFET with a gate length of 80 nm. SCM measurement of  $L_{eff}$ , the effective channel length, for a wide range of physical gate length *P*-MOSFET devices is shown in Figure 6. The *P*-MOS process and implant schedule represented in these data were nominally designed to optimize 60 nm gate lengths.

In this case, an offset of approximately 50 nm, obtained from the intercept of the linear fit, is observed between the electrical and physical gate lengths. Similar *N*-MOS data re-




FIG. 5. SCM image of a *P*-NIOs transistor with  $L_g=83$  nm and  $L_{eff}=20$  nm made using an ultrasharp silicon tip. The junctions are defined to be where  $dC/dV=0$ .




FIG. 6. Plot of  $L_{eff}$  as measured by SCM plotted as a function of  $L_g$  for *P*-NIOs transistors. Extrapolation to  $L_{eff}=0$  predicts that for this process there is a 50 nm offset of the source/drain extensions.

vealed a 30 nm offset. Using information from such measurements to calibrate simulation programs, we designed the 30 nm process described above and estimate these offsets can be reduced to 30 and 20 nm for *P*-NIOs and *N*-NIOs, respectively, with optimized implantation schedules and thermal budgets. Physical gate lengths of 20–30 nm are predicted to be shorted between source and drain, leaving gate lengths near 30 nm as a practical limit for gate definition.

#### IV. TRANSISTOR MEASUREMENTS

Figure 7 shows some interim measured results for the new gate stack process. They represent some improvement over earlier devices, especially over our first *P*-NIOs results.<sup>12,13</sup>

Figure 7 depicts high dc performance *N*-MOSFETs and *P*-MOSFETs with physical gate lengths near 60 nm and gate oxides of 1.5 nm. The devices in Fig. 7 were chosen for their similar gate dimensions and oxide thicknesses. The *n*- and *p*-channel pairs are also chosen from among a larger sampling to exhibit nearly identical threshold voltage,  $V_t$ , but to differ slightly from the top set to the bottom set. These sets are selected to illustrate that, while high performance has been achieved, it is nontrivial to simultaneously achieve the various performance goals. We see that the top *N*-NIOs/*P*-NIOs set exhibits a very good  $V_t$  ( $\sim 0.52$ ) and very good values of  $I_{off}$  (3 nA/ $\mu$ m for *N*-NIOs and  $-1$  nA/ $\mu$ m for *P*-NIOs). The values of  $I_{on}$ , however, are lower than targeted (0.8 mA/ $\mu$ m at 1.5 V and dropping to 0.3 mA/ $\mu$ m at 1 V for *N*-NIOs and 0.24 mA/ $\mu$ m at  $-1.5$  V dropping to 0.13 at  $-1$  V for *P*-NIOs). It is anticipated that 50–70 nm gate length transistors will operate at a power supply voltage of less than 1 V, and yet supply 0.6 mA/ $\mu$ m current for *N*-MOSFETs and 0.25 mA/ $\mu$ m for *P*-MOSFETs.

The bottom set comes much closer to the desired values of  $I_{on}$  (0.95 mA/ $\mu$ m at 1.5 V and dropping only to 0.6 mA/ $\mu$ m at 1 V for *N*-NIOs and 0.4 mA/ $\mu$ m at  $-1.5$  V dropping to 0.22 at  $-1$  V for *P*-NIOs). The values are very promising; however, the values of  $I_{off}$  are now unacceptably high (990 nA/ $\mu$ m for *N*-NIOs and  $-100$  nA/ $\mu$ m for *P*-NIOs).

While simulations of ideal devices allow for still further improvement, the measured devices do not yet satisfy the




FIG. 7. dc electrical performance data for two sets of matched *N*-MOS (blue) and *P*-MOS (red) transistor pairs. For the upper set,  $L_g = 64 \text{ nm}$ ,  $V_{tn} = -0.52 \text{ V}$ , and  $t_{ox} = 1.5 \text{ nm}$ , while for the lower set,  $L_g = 57 \text{ nm}$ ,  $V_{tn} = -0.31 \text{ V}$ , and  $t_{ox} = 1$ . The top set shows very good  $I_{off}$  and threshold voltages but modest  $I_{on}$  characteristics. The bottom set shows very good  $I_{on}$  performance but much larger  $I_{off}$  current and a lower threshold current.

Semiconductor Industry Association (SIA) projections of  $0.6 \text{ mA}/\mu\text{m}$  drive current for *N*-MOS and  $0.25 \text{ mA}/\mu\text{m}$  drive current for *P*-MOS with a  $0.5\text{--}0.6 \text{ V}$  power supply voltage and a subthreshold leakage  $< 10 \text{ nA}/\mu\text{m}$ .

## V. SIMULATION AND DISCUSSION

The narrow process window to attain these results makes the effect of variations in gate linewidth a critical issue for lithographers working at this extreme size scale. We therefore have also used our simulation program to predict the effect of linewidth variations on subthreshold current for *N*-MOS transistors with gate lengths below  $40 \text{ nm}$ . The model assumes a gate oxide of  $1.3 \text{ nm}$  and the same process parameters incorporated in our scaled process described above. Since the process is identical for all cases, only the gate length varies. Figure 8 illustrates the dramatic increase that occurs in  $I_{off}$  at room temperature as the gate length is decreased down to  $26 \text{ nm}$ . We note that the general behavior of  $I_{off}$  is given as

$$I_{off} \propto I_{on} e^{[(V_g - V_t)/S]}$$

where  $V_g$  is the gate voltage,  $V_t$  is the threshold voltage, and  $S$  is the subthreshold voltage slope (in  $\text{mV}/\text{decade}$ ). We have




FIG. 8. Simulation of subthreshold current variation with drain current for a *N*-MOS transistor with gate lengths from  $40 \text{ nm}$  down to  $26 \text{ nm}$  for three different power supply voltages. The blue line is the estimated requirement from the SIA Technology Roadmap. None of these cases meets this target for leakage current, indicating that the power consumption may be too high for VLSI applications.

plotted a large number of devices with gate lengths varying from 40 down to 26 nm in steps of 1 or 2 nm. A complete set is plotted for three different supply voltages, 0.5, 1.0, and 1.5 V, the probable useful range for circuits. We see that at 1.5 V, where the  $I_{on}$  target is most readily achievable, even the 40 nm transistors are nearly two orders of magnitude too "leaky" to meet very large scale integration (VLSI) standards. Nearly a factor of 10 improvement in  $I_{off}$  is obtained by decreasing the supply voltage to 0.5 V. The accompanying slope change associated with this decrease in supply voltage makes tolerances for variation in linewidth even tighter (steeper slope). We note that none of these devices meets the SIA roadmap requirements for subthreshold leakage current (10 nA/ $\mu$ m).

The plots in Fig. 8 also illustrate the critical role that linewidth variations may play in the practicality of transistor designs and the implications for lithographic control are very worrisome. The logarithmic vertical scale causes small variations in gate length to result in large departures from acceptable leakage currents. In effect, the variation in gate length can be thought to "average" for  $I_{on}$ <sup>14</sup> but for  $I_{off}$  even a low density of shortened gates will dominate. This same principle should also apply to variations within a single gate and therefore make edge roughness during lithography and pattern transfer especially stringent, especially if low power supply voltages (e.g., 0.5 V) are adopted.

Ultimately these factors affect the density of transistors which can be packed into a given chip. Without further enhancements, it may be that high performance transistor below 40 nm will have to develop a niche application or be inserted sparsely into VLSI designs.

The *N*-MOS simulations also predict that 20 nm physical gate length transistors are shorted. Therefore even when improvements in the dopant process are made to optimize the source/drain extensions and junction depths, the shortest channel high performance transistor will likely require gate lengths of the order of 30 nm [with allowance for small ( $\sim 5$  nm) differences between *N*-MOS and *P*-MOS].

## VI. SUMMARY AND CONCLUSIONS

We have demonstrated an improved MOS transistor process capable of producing high performance devices down to  $L_{eff} = 20$  nm. Direct SCM measurements of  $L_{eff}$  for our *n*- and *p*-channel MOSFETs determine that a best effort may allow  $L_g = 30$  nm to produce working transistors. To this end we have explored the various gate technologies needed to fully exploit this capability. Using direct write e-beam lithography we have investigated use of the NEB series of

resists from Sumitomo as high throughput, high resolution candidates, since they have produced suitable resist profiles down to 28 nm. The new scaled gate stack comprises several thinner layers. These include a thinner gate dielectric (down to 0.55 nm) to improve drive current capability and a thinner hard mask and polysilicon layers to accommodate both the thinner resist layers available and to allow use of a less aggressive reactive ion etch process. The new RIE sequence permits formation of nearly vertical profiles yet stops on gate oxides  $\sim 1$  nm thick. The etch has successfully demonstrated gate formation down to 35 nm. We have presented interim device results, which show high performance *N*-MOS, and *P*-MOS transistors with gate lengths near 60 nm. Further work will be needed to simultaneously meet the high drive current and low leakage current requirements dictated by the SIA Technology Roadmap, however. Using measured results we have calibrated a device simulation program to model the leakage current in *N*-MOS transistors with gate lengths in the range 26–40 nm and with power supply voltages from 0.5 to 1.5 V. None of these satisfies the SIA required leakage current specification. A second observation from these simulations is the very steep slope evident in Fig. 8. It indicates that small variations in gate length will result in large departures from acceptable leakage currents. This applies to both variations within a single gate as well as among the gates on a given chip. This must be overcome if CMOS technology at this size scale is to be used in VLSI type designs.

<sup>1</sup>D. Tennant et al., *J. Vac. Sci. Technol. B* 15, 2799 (1997).

<sup>2</sup>G. Timp et al., *Tech. Dig. Int. Electron Devices Meet.* 930 (1997); D. Muller, T. Sorsch, S. Moccio, F. Baumann, K. Evans-Lutterodt, and G. L. Timp, *Nature (London)* 399, 758 (1999).

<sup>3</sup>S. Thompson et al., *Tech. Digest IEEE VLSI Technol. Symp.* 132 (1998).

<sup>4</sup>L. E. Ocola, C. J. Biddick, D. M. Tennant, W. K. Waskiewicz, and A. E. Novembre, *J. Vac. Sci. Technol. B* 16, 3705 (1998).

<sup>5</sup>Sumitomo Chemical Co.

<sup>6</sup>Trademark of Shipley Corp., Newton, MA.

<sup>7</sup>D. S. Fryer, J. J. dePablo, and P. F. Nealey, *Proc. SPIE* 3333, 1031 (1998).

<sup>8</sup>J. L. Keddie, R. A. L. Jones, and R. A. Cory, *Europhys. Lett.* 27, 59 (1994).

<sup>9</sup>L. E. Ocola, D. M. Tennant, G. L. Timp, and A. E. Novembre, *J. Vac. Sci. Technol. B*, these proceedings.

<sup>10</sup>W. Timp, M. L. O'Malley, R. N. Kleiman, and J. P. Garino, *Tech. Dig. Int. Electron Devices Meet.* 555 (1998).

<sup>11</sup>R. Kleiman, M. L. O'Malley, F. H. Baumann, J. P. Garino, W. G. Timp, and G. L. Timp, in *Ref. 3*, p. 138.

<sup>12</sup>G. Timp et al., *Tech. Dig. Int. Electron Devices Meet.* 615 (1998).

<sup>13</sup>G. Timp et al., *Tech. Dig. Int. Electron Devices Meet.* 1041 (1998).

<sup>14</sup>K. N. Ratnakumar, J. D. Meindl, and D. L. Scharfetter, *Tech. Dig. Int. Electron Devices Meet.* 204 (1981).